WHAT IS CLAIMED IS:

1. A data processing system, comprising:

 $\label{eq:connected} \mbox{at least one function module connected to a single} \\ \mbox{system bus;}$

a data transfer controller which outputs a first bus use permission request signal based on a data transfer request signal output from the at least one function module:

a central processing unit connected to the system bus which outputs a second bus use permission request signal;

an arbitration controller for determining, based on the first and second bus use permission request signals, which of the data transfer controller and the central processing unit should obtain a permission to use the system bus;

a section for setting a first data amount which can be continuously transferred by the at least one function module:

a section for suspending an output of the first bus use permission request signal to the arbitration controller for at least one clock cycle after a data transfer by the at least one function module is completed; and

a section for giving the permission to use the system bus to one of the data transfer controller and the central processing unit in such a manner that the data transfer controller has a priority over the central processing unit during a period when the first bus use permission request signal is being issued.

2. A data processing system according to claim 1, wherein:

the at least one function module is a plurality of function modules; and

in the case where among the plurality of function modules, a function module having a higher priority of the permission to use the system bus than the central processing unit is issuing the data transfer request signal, the output of the first bus use permission request signal to the arbitration controller is not suspended even after a data transfer by one of the plurality of function modules is completed.

3. A data processing system according to claim 1, wherein, after a data transfer by the at least one function module is completed and the output of the first bus use permission

request signal to the arbitration controller is then suspended for at least one clock cycle, in the case where the output of the first bus use permission request signal to the arbitration controller is further suspended for another one or more clock cycles, the permission to use the system bus is given to the central processing unit based on the second bus use permission request signal.

4. A data processing system according to claim 1, further including a section for setting a second data amount which can be continuously transferred by the central processing unit, wherein

in the case where the second data amount is not equal to a predetermined amount, the central processing unit continues to execute data transfer even when the data transfer controller is requesting the permission to use the system bus during the data transfer by the central processing unit.

- 5. A semiconductor device including the data processing system of claim 1.
- A digital camera apparatus including the semiconductor device of claim 5.

- A semiconductor device including the data processing system of claim 2.
- 8. A digital camera apparatus including the semiconductor device of claim 7.
- A semiconductor device including the data processing system of claim 3.
- 10. A digital camera apparatus including the semiconductor device of claim 9.
- 11. A semiconductor device including the data processing system of claim 4.
- 12. A digital camera apparatus including the semiconductor device of claim 11.